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I. Introduction
Power added efficiency (PAE) is important figure of merit in power amplifiers for wireless communication systems. Thus, many power amplifiers having high efficiencies were reported using switching operation such as class-D, -E and -F. These amplifiers have high efficiencies, the linearity, however, is not acceptable for modern wireless communication systems employing linear modulation techniques.
Dedicated short range wireless communication systems (DSRC) using ASK is of interest in this work. Thus, main focus is to accomplish high efficiency with high linearity of amplitude (output power). To this end, a novel linear power amplifier based on class-E operation is proposed, fabricated and fully evaluated. Fig.1 shows circuit schematic of the proposed linear power amplifier based on class-E. Class-E amplifier has structural features of the circuit, comparing with class-F amplifier, which are 1) easier to integrate all components on Si substrate and 2) smaller size. In Fig. 1 , L2 and C2 make a resonant circuit for the operation frequency band and to attenuate harmonic components generated from the cascade nMOSFET, and L1 and C1 with the bias condition of the cascade nMOSFET decide the output voltage and current waveforms as well as power gain and efficiency. To accomplish high efficiency with high linearity, the power amplifier is designed to have a switching mode load with a linear bias condition (class-AB). In Fig. 1 , the gate length of nMOSFET M1 is 0.13 um and that of M2 is 0.25 um for a 3.3 V operation.
II. Circuit Design
Firstly, to design L1 and C1, it is quite important to calculate the output capacitance (C out ) of the cascade nMOSFET under large signal condition. The bias condition of the cascade nMOSFET is adjusted in class AB and the resistive component of the load is determined to realize an output P1dB of 18 dBm. Under the condition, the output capacitance is calculated using Agilent ADS and the test bench, as shown in Fig. 2 . Secondary, L1 and C1 with C out are designed to have a resonant frequency of second harmonic frequency (11.6 GHz) and to realize optimum load line. Finally, the input matching circuit is designed to realize good return loss. The simulated output P1dB and PAE are 18.3 dBm and 38 % at 3.3 V under CW input. Fig. 3 shows the fabricated power amplifier IC using 0.13um CMOS technology. The chip size is 0.86 mm by 0.84 mm, and all matching and bias circuits are integrated on Si substrate.
III. Fabrication and Measured Performance
The power amplifier IC was fully tested on wafer. The bias voltage is 3.3 V and the quiescent current is 10 mA. Fig. 4 illustrates small signal return loss and gain from 3 GHz to 8 GHz. The input and output return losses are better than -8 dB at 5.8 GHz. Fig. 5 shows 5.8 GHz CW input-output response of the power amplifier, where solid lines shows measured performance and broken lines are simulated one. A P1dB of 18.1 dBm and a PAE of 36.6 % were obtained with a linear gain of 12 dB. The measured gain is 1dB lower than that of simulated one, which is caused by existence of a few inductors between components such as spiral inductors and MIM capacitors.
In Fig. 6 , the P1dB and PAE obtained in this work are compared with those of recently reported results for 5 GHz band power amplifiers. The power amplifier proposed in this work has exhibited excellent efficiency with high P1dB.
IV. Conclusion
A high efficiency linear power amplifier which integrates all impedance matching and bias circuits has been designed, fabricated and fully evaluated for 5.8 GHz DSRC. Since the peak power of ASK modulated signal from the antenna is 10 dBm, this power amplifier has sufficient P1dB. Therefore, the power amplifier could be applied to DSRC using ASK modulation. 
